The authors present a new versatile circuit building block called a differential difference current conveyor (DDCC). An IC technique for implementing the DDCC is also presented. The DDCC-based frequency-selective circuits and nonlinear building blocks such as multiplier, squarer and square rooter are developed. Experimental results are given to demonstrate the feasibility of the proposed techniques, and they show that DDCC-based circuits offer a competitive design choice to CCIIbased and DDA-based circuits.
introduction
Current-mode circuits have begun to emerge as an important class of circuits, with properties of accuracy, good high-frequency performance, and versatility in a wide range of applications. Since the second generation current conveyor (CCII) was introduced in 1970 El], several applications, such as amplifiers, filters, oscillators, and signal-processing circuits using CCII have been proposed in the literature [2-5j. Recently, the differentia1 difference amplifier (DDA) was proposed [6] and numerous applications have been found [7-91. Because of the high input impedance and arithmetic operation capability of the DDA, the component count of the circuits using DDAs can be lower than that of the circuits using CCII. 
Fig. 1 Symbol of the DDCC
The advantages of the CCII and DDA will now be combined and extended to a new building block, called a differential difference current conveyor (DDCC). A 0 IEE, 1996 IEE Proceedings online no 19960223 Paper fxst received 15th May and in revised form 13th November 1995 The authors are with the Department of Electrid Engineering, National Taiwan University, Taipei Taiwan, 10617, Republic of China DDCC, whose symbol is shown in Fig. 1 , is a fiveterminal network with terminal characteristics described by
where the plus and minus sign indicate whether the conveyor is configured as an inverting or noninverting circuit, termed DDCC-or DDCC-t. 
Circuit description
The proposed CMOS DDCC+ circuit is shown in Fig. 2 . The circuit structure of this CMOS DDCC is similar to that of the CCII+ in [lo] and to the DDA realisation in [6]. The input transconductance elements are realised with two differential stages (M1 and M2, M3 and M4). The high-gain stage is composed of a current mirror (M5 and M6) which converts the differential current to a single-ended output current (M7). The output voltage of this amplifier can be expressed as
where A. is the open-loop gain of the amplifier and VG3 is the gate voltage of M3. Negative feedback was then applied from the output node of the gain stage (node X) to the input node (gate of M3). If the open-loop gain of the amplifier is much larger than one, the relationship between the four input terminal voltages can be obtained as
The output terminal 2 is constituted with a current source Zbz and the transistor M8 which duplicates the current of the transistor M7. It can be clearly seen that both Zx and Z , flow simultaneously towards or away from the DDCC. Therefore, the circuit in Fig. 2 realises a DDCC+. Fig. 3 shows the negative version of a DDCC or a DDCC-, which is directly adapted from the circuit in Fig. 2 . The current mirror formed by M9 and M10 changes the direction of the output current at terminal Z. 
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Circuit performance analysis
In the discussion so far, we have assumed that the current mirrors have unity gain, and transistors are perfectly matched. However, in practical realisations, several nonidealities must be present. The major factors we will consider here are finite transconductance g, of the transistors, and transistor mismatch.
The relationship between Vyl, Vyz, Vy, and Vx can be obtained using small-signal analysis. The transistors in Fig. 2 are replaced by appropriate equivalent circuits and the node equations can be derived. To simplify discussion, the body effect has been neglected and the two differential pairs are assumed to be identical. Then, by solving the equations, we obtain
where gdi and gmi denote the drain conductance and transconductance of transistor Mi, respectively, and gd[ is the drain conductance of the current source. It is clear that the voltages at port Y1, Y2, and Y3 will be accurately transferred to port X only if gm7gmeq >> (gdI2 Similarly, the terminal impedance looking into X can be derived by setting Vyl, Vy2, and VY3 to zero, applying a test voltage Vx at node X, and calculating the current 1 , . The result is
The terminal impedance at Z can also be derived as
The resistance can be further increased if a Wilson current mirror or a cascode current mirror is employed.
For high-frequency operation, the major limitation is due to the stray capacitances at terminal X. The highfrequency response can be expressed in terms of VY1, where Cgdi and CgSi are the gate-to-drain capacitance and gate-to-source capacitance of device Mi, respectively. The pole frequency is quite low and will be the dominant frequency limiting factor of the circuit.
The input offset voltage (V,,) is defined as the differential input voltage required to cause the voltage across a resistor between terminal X and ground to be exactly zero. Large signal analysis is performed to solve the node equations. Then the offset voltage can be obtained as -
Fig. 4 Circuit of the proposed squarer
A differential squarer with output current Io can be constructed as shown in Fig. 4 . Assuming the pair of the transistors in Fig. 4 are well matched and V, is high enough to ensure that both transistors operate in triode region, the transfer function of the squarer can be derived as
where K, is the squarer constant. The operation constraint of this circuit is vl, v3 5 V G -VT (11) It should be noted that this circuit uses only one DDCC, but a similar circuit using CCII or DDA always needs two components. On the other hand, the body effect of both transistors will be cancelled, so their substrate and source do not have to be connected together. If a DDCC-is used in this circuit, a similar squarer can be obtained with
Therefore, the squarer constant can be either positive or negative. The symbols of both types of squarer are shown in Fig. 5 . 
Square rooter
We can synthesise a square rooter circuit using the proposed squarer and a linear voltage-to-current (V-r) converter. A linear V-Z converter can be easily implemented using a CCII or a DDCC. Consequently, a simple square rooter circuit can be constructed as shown in Fig. 6 April 1996 where G is the transconductance of the V-I converter, KR is the square rooter constant. For the sake of stability, the output voltage should be negative. Since the squarer input terminals are not high impedance nodes, a voltage buffer is needed.
-v3 Q-1 DDCC+ I Fig. 7 Proposed multiplier circuit using squarer
Multiplier
A threshold-independent four-quadrant multiplier can be implemented using the proposed squarer as shown in Fig. 7 . The square-difference technique is used to construct this circuit and its transfer characteristics can be obtained as where KM is multiplier constant. The operation constraint of the multiplier is If we exchange the DDCC type of squarer, a similar multiplier can be obtained with Therefore, the sign of KM can be either positive or negative.
It should be noted that this circuit is simpler than the DDA-based multiplier shown in [7] and CCII-based multiplier shown in [4] . The input signals VI and V3 both connect to the drainisource of the transistors, so it is not necessary to use additional circuits to synthesise the 'VG + VI' signal at the gate of the transistors in the circuits of multipliers shown in [4, 71. vl, IV3l 5 VG -VT (15) 1, = -2KVlV3 (16) 
Differential integrator
Differential integrators are key components in many frequency-selective analogue networks such as filters and oscillators. Fig. 8 shows a DDCC-based lossless differential integrator (excluding Rx). The input impedance of the circuit is quite high, and there is no need to match passive components. Both the resistor and the capacitor are grounded, so it is simpler and easier to implement using MOS techniques. The output of the circuit can be derived as
A lossy integrator can be achieved by connecting a resistor Rx across the capacitor in a lossless integrator.
The resultant output is then
DDCC-based filters
In system level applications, DDCC-based filters can be built by using the basic blocks discussed in previous sections. A DDCC-based voltage-mode biquad filter can be constructed by cascading a lossy integrator and a lossless integrator, as shown in Fig. 9 . If the DDCCs -- The proposed squ implemented. The o connected at port Z. The square rooter, as shown in Fig. 6 , is also implemented. The V-Z converter used in this experiment is constructed using a DDCC+ with Y 1 being the input terminal, Y2 and Y3 are connected to ground and a 2kR resistor is connected at port X. A triangular waveform varying from -500mV to OV at a frequency of lOkHz is applied to the input terminal of the V-1 converter. The time-domain response is shown in Fig. 13 . The proposed multiplier, as shown in Fig. 7 , is also implemented. The DC transfer curves are shown in Fig. 14 , where VI is a lkHz triangular waveform varying between -200mV and +200mV and V, is a DC signal varied between -0.5V and 0.5V in 0.2V steps. It is well known that a four-quadrant multiplier can be used as a modulator. Fig. 15 shows the modulation results, where two 1 V peak-to-peak sinusoidal signals with different frequencies (lkHz and l6kHz) are applied to the multiplier input terminals and a load resistance of 2kR is connected at the output port.
Fig. 12
Upper and lower traces are input of the squarer V I and V,, respectively, middle trace is output of the squarer The horizontal scale is 20p.3idiv and vertical scale is 500mVidiv
Experimental results ofthe squarer Integrable positive and negative DDCCs are presented. It should be noted that the DDCC is a circuit similar to a DDA at the input side and a CCII at the output side. Consequently, one is able to design DDCC-based circuits which combine the properties of DDAs, such as high input impedance, low output impedance and low component count, with the higher usable gain, accuracy and bandwidth of the CCII. , , , ) . . , , , Several integrable nonlinear building blocks using DDCCs and DDCC-based frequency selective circuits are also introduced. To verify the feasibility of proposed circuits, DDCC constructed by discrete transistor arrays (CD4007) are used in the experiments and several applications are demonstrated experimentally. The measurement results clearly verify the feasibility of our proposed application circuits using DDCCs. 
